

WHAT IS CLAIMED IS:

1. A processor comprising:
a plurality of functional units; and
a register file that is divided into a plurality of register file segments, ones of
the plurality of register file segments being coupled to and associated
with ones of the plurality of functional units, the register file segments
being partitioned into global registers and local registers, the global
registers that are accessible by the plurality of functional units, the
local registers being accessible by the functional unit associated with
the register file segment containing the local registers.

2. A processor according to Claim 1 wherein:
the processor is a Very Long Instruction Word (VLIW) processor.

3. A processor according to Claim 1 wherein:
the local registers and global registers are addressed using register addresses in
an address space that is defined for a register file segment/ functional
unit pair.

4. A processor according to Claim 1 wherein:
the register file is a multi-ported register file.

5. A processor according to Claim 1 wherein:
the local registers in a register file segment are addressed using register
addresses in a local register range outside the global register range that
are assigned within a single register file segment/ functional unit pair.

6. A processor according to Claim 1 wherein:
register addresses in the local register range are the same for the plurality of
register file segment/ functional unit pairs and address registers locally
within a register file segment/ functional unit pair.

03204505-120398

Fig 6
2505
E2

1 7. A processor according to Claim 1 wherein:
 2 the register file includes N physical registers and is duplicated into M register
 3 file segments, the register file segments having a reduced number of
 4 read and/or write ports in comparison to a nonduplicated register file,
 5 but each having the same number of physical registers.

1 8. A processor according to Claim 7 wherein:
 2 the register file segments are partitioned into N_G global and N_L local register
 3 files where N_G plus N_L is equal to N, the register file operating
 4 equivalently to a register file having $N_G + (M * N_L)$ total registers
 5 available for the M functional units, the number of address bits for
 6 addressing the $N_G + (M * N_L)$ total registers being equal to the number
 7 of bits B that are used to address $N = 2^B$ registers, the local registers for
 8 ones of the M register file segments are addressed using the same B-bit
 9 values.

1 9. A processor according to Claim 6 wherein:
 2 partitioning of the register file is programmable so that the number N_G of
 3 global registers and number N_L of local registers is selectable and
 4 variable.

1 10. A processor according to Claim 1 wherein the register file is a storage
 2 array structure having R read ports and W write ports comprising:
 3 a plurality of storage array storages;
 4 the storage array storages having a reduced number of read ports so that the
 5 total number of read ports for the plurality of storage array storages is
 6 R read ports; and
 7 the storage array storages having W write ports.

1 11. A processor according to Claim 10 wherein:
 2 the storage array structure is a sixteen port structure with twelve read ports and
 3 five write ports; and
 the plurality of storage array storages includes four storage array storages each
 having three read ports and five write ports.

1 12. A processor according to Claim 10 wherein:
 2 the storage array structure is a sixteen port structure with twelve read ports and
 3 four write ports; and
 4 the plurality of storage array storages includes four storage array storages each
 5 having three read ports and four write ports.

1 13. A processor according to Claim 10 wherein:
 2 the writes are fully broadcast so that all of the storage array storages are held
 3 coherent.

1 14. A processor according to Claim 10 wherein:
 2 storage array storages include storage cells having a plurality of word lines and
 3 a plurality of bit lines, the word lines being formed in one metal
 4 interconnect layer, the bit lines being formed in a second metal
 5 interconnect layer.

1 15. A processor comprising:
 2 a decoder for decoding a very long instruction word including a plurality of
 3 subinstructions, the subinstructions being allocated into positions of
 4 the instruction word;
 5 a register file coupled to the decoder and divided into a plurality of register file
 6 segments; and
 7 a plurality of functional units, ones of the plurality of functional units being
 8 coupled to an associated with respective ones of the register file
 9 segments, ones of the plurality of subinstructions being executable

10 upon respective ones of the plurality of functional units, operating
 11 upon operands accessible to the register file segment associated with
 12 the functional unit of the plurality of functional units, the register file
 13 segments including a plurality of registers that are partitioned into
 14 global registers and local registers, the global registers being accessible
 15 by the plurality of functional units, the local registers in one of the
 16 register file segments being accessible by the functional unit associated
 17 with the register file segment.

1 16. A processor according to Claim 15 wherein:
 2 the local registers and global registers are addressed using register addresses in
 3 an address space that is defined for a register file segment/ functional
 4 unit pair.

1 17. A processor according to Claim 15 wherein:
 2 the register file is a multi-ported register file.

1 18. A processor according to Claim 15 wherein:
 2 the local registers in a register file segment are addressed using register
 3 addresses in a local register range outside the global register range that
 4 are assigned within a single register file segment/ functional unit pair.

1 19. A processor according to Claim 15 wherein:
 2 register addresses in the local register range are the same for the plurality of
 3 register file segment/ functional unit pairs and address registers locally
 4 within a register file segment/ functional unit pair.

20. A processor according to Claim 15 wherein:
 the register file includes N physical registers and is duplicated into M register
 file segments, the register file segments having a reduced number of
 read and/or write ports in comparison to a nonduplicated register file,
 but each having the same number of physical registers.

000045512038
 000045512038

E2

DZ

SUS
 3/11
 3/11
 E2

1 21. A processor according to Claim 20 wherein:
 2 the register file segments are partitioned into N_G global and N_L local register
 3 files where N_G plus N_L is equal to N , the register file operating
 4 equivalently to a register file having $N_G + (M * N_L)$ total registers
 5 available for the M functional units, the number of address bits for
 6 addressing the $N_G + (M * N_L)$ total registers being equal to the number
 7 of bits B that are used to address $N = 2^B$ registers, the local registers for
 8 ones of the M register file segments are addressed using the same B -bit
 9 values.

1 22. A processor according to Claim 20 wherein:
 2 partitioning of the register file is programmable so that the number N_G of
 3 global registers and number N_L of local registers is selectable and
 4 variable.

1 23. A method of operating a processor comprising:
 2 operating a plurality of functional units; and
 3 dividing a register file into a plurality of register file segments;
 4 coupling and associating ones of the plurality of register file segments with
 5 ones of the plurality of functional units;
 6 partitioning the register file segments into global registers and local registers;
 7 accessing the global registers by the plurality of functional units;
 8 accessing the local registers by the functional unit associated with the register
 9 file segment containing the local registers.

1 24. A method according to Claim 23 further comprising:
 2 addressing the local registers and global registers using register addresses in an
 3 address space that is defined for a register file segment/ functional unit
 4 pair.

060455 10098

FD

[Handwritten signature]

1
2
3
4

1
2
3
4
5
6
7
8
9
10

- 1
- 2
- 3